Produce synthesis setup notes, initial SDC constraints, and QoR review tasks from architecture and timing intent.